I. INTRODUCTION
T HERE is an increasing demand for the next generation of infrared imagers with enhanced functionalities at the pixel level. For example, the infrared retina presented in [1] can provide valuable information about the image, which cannot be detected in a regular single-color IR imaging systems. These novel sensor developments require advanced spatio-temporal spectral control at the pixel level to exploit in-pixel tunability. Today, emerging infrared sensors, such as quantum dot-in-a-well (DWELL) heterostructure [2] , are capable of being spectrally tunable through controlling their applied bias voltages [3] - [5] . Commercially available readout integrated circuits (ROICs) have taken several approaches to support bias tunability. For example, some commercial ROICs present the option of dual polarity bias voltage. However, they offer only a single global bias voltage to all pixels [6] - [13] . The ability to individually control each pixel bias, both spatially and temporally, can introduce great opportunities for direct on-chip image processing. For instance, a spatio-temporal bias-tunable ROIC can be used to produce a multicolor IR image shown in Fig. 1 , using individual pixel bias tuning to enhance the region of interest (ROI) to better demonstrate the image of the veins in the hand.
In this paper, we present a new ROIC hardware capable of pixel-level and real-time bias tuning, which is one of the building blocks of advanced imagers. The presented ROIC was fabricated and tested with an array of n-well photodetectors. The prototype test chip which is tested under visible light spectrum, provide region of interest enhancement functionality and proves the concept when it is used with a DWELL photodetector in an IR retina imaging system. This paper is organized as follows. In Section II, a basic concept of the proposed individually bias-tunable pixel ROIC (IBTP-ROIC) is discussed and the implementation techniques are explained in detail. In Section III, experimental results are presented and analyzed. In brief, some concluding comments are presented in Section IV.
II. DESIGN OF THE APPLICATION-SPECIFIC READOUT CIRCUIT
Today's infrared imaging systems contain an array of uniform infrared detectors on the focal place, all biased at a fixed value, producing a single-color mediocre IR image. However, the individual pixels in an IR retina would act like the cones in the human eye and not only monitor the emissivity of a 1549-8328 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. given scene but also record the spectral features in the scene [1] . These signatures will be coupled with powerful on-chip signal processing algorithms to extract information from the scene. This would lead to a dramatic reduction in the size, complexity and cost of infrared imaging systems. For example, spectral matching of a pixel, which is a weighted superposition of the pixel photocurrent, can be a signature of the pixel. Utilizing a dynamically tunable bias of a DWELL, the weighted superposition can be easily implemented at each individual pixel of the ROIC integrator as explained in [14] - [19] 
where I i is the input photocurrent at wavelength i, T i is the ith segment of integration time and C is the integration capacitance. Spatio-temporal Bias-tunable Readout Circuit is an enabling technology that can offer tremendous opportunities for the on-sensor implementation of powerful image analysis and processing algorithms, which are not possible using existing imaging systems. Fig. 2(a) shows a typical ROIC, where the unitcell integrates the photocurrent, converts it to a voltage and after sample and hold, stores the converted voltage into a capacitor to be read out when the row and column select signal arrives. During each acquisition in a time frame, the same bias voltage (with respect to a detector common node, e.g. the backplane of the FPA) is applied to all pixels.
A. The Smart Pixel
In order to accomplish a bias tunable readout circuit, we enhanced the traditional unitcell functionality by adding three distinct blocks, as shown in Fig. 2(b) . These blocks are: an analog memory, an address selector, and a reference recover circuit.
The analog memory stores the bias voltage that will be applied to the photodetector. The address selector helps with updating the analog bias voltage of the pixels during the readout process in such a way that the bias stored in the analog memory of the other pixels is not affected. As a result, each individual pixel has different bias voltages during the integration period. During the readout, however, all pixels must have the same reference voltage. The reference recovery circuitry resets the Fig. 2 (c) is intended to be functional yet simple enough to meet the area constraint for a high-resolution camera.
The preamplifier structure that has been selected for the unitcell is a capacitive transimpedance amplifier (CTIA), which gives high linearity and delivers bias stability for the detector. It is also capable of applying positive and negative biases to the detector. In the selected structure, the opamp is a two stage differential amplifier that is composed of seven transistors and one compensation capacitor. Fig. 3 shows the transistor level schematic of the preamplifier and Table I shows the specifications of the opamp generated using the post-layout simulation. An explanation of the readout process is as follows:
1) The unitcell biases the photodetector with some previously specified voltage value that is individually tunable. The detector bias is generated outside the chip and fed to the chip at the readout. (Setting the bias of the pixel is done at the same time as the previous sample is reading out.) 2) While the photodetector is biased, the photocurrent is integrated to an integration capacitor. As different pixels are biased at different voltages, they will have different responsivity that is a function of the applied bias to the detector. 3) Having each photodetector biased to the individually tuned bias voltage, the integrated photocurrent is sampled and held at a sample and hold (S&H) capacitor to be read by the row/column readout circuit. 4) The reference recovery circuit sets the reference voltage for all the pixels to zero to make the readout meaningful. 5) A row/column selector circuit scans all the pixels and reads all the values that have been held at the S&H capacitor. Fig. 4(a) shows the circuit implementation of the IBTP ROIC unitcell in more detail. The internal circuitry represented by the AND-gate is activated by the same signals that select the pixel for the readout. The column and row address-selectors triggers the bias switch to transfer the desired analog bias voltage that is generated using a DAC outside the ROIC to the analog memory capacitor at the input of the operational amplifier. The new bias can be different from other pixels and can also be different from the value that has been loaded to the same pixel in the previous frame. All the switches in the unitcell are based on a minimumsized NMOS transistor, which is constrained by area.
During the integration, the reverse-biased detector's photocurrent charges the integration capacitor, where the amount of the photo generated current is a function of the applied detector's bias and the integration time. Row-select and columnselect signals are zero during the integration, therefore no changes occur to the bias value stored at the analog memory and the system won't suffer from switching noise during integration time. Following the integration, the sample and hold process starts by referencing the opamp with a proper global value by turning on the reference switch. Having zero bias voltage applied to the detector during the readout time results in only the integrated voltage contribution to the opamp output. The last step is the sampling the integrated value in the sample and hold memory to be read in the next frame. A sample timing signal for readout is shown in Fig. 4(d) .
A concern in the design of this circuit is the fact that every capacitor suffers from the leakage current which results in nonuniformity of the image quality. Our measurement shows that that total charge of the capacitor will be gone in a course of around 10 s, so our estimation is if the charge leaks uniformly, even if we consider 100 ms for the readout time, over the course of 100 ms of the readout, only 1% of the charge will leak which is negligible. We also didn't see any noticeable degradation in the quality of different corners of the image.
B. Photodiode and Focal Plane Array
As discussed in the introduction, the ultimate goal of this design is to exploit the spectral tunability feature of DWELL photodetectors. Fig. 5(a) illustrates the spectral response of a DWELL photodetector, as a function of the detector bias. A larger bias voltage results in collecting more of higher wavelength photons. Fig. 5(b) depicts the growth structure of the DWELL detector [4] . To decouple the problem of designing the readout circuits from those of flipchip bonding [20] , functioning in the cryostat condition, and to simplify the demonstration of the new IBTP-ROIC, we have employed a n+/n-well/p-sub diode structure inside each pixel [21] , [22] as a photodetector. The n+/n-well/ p-sub photodiode is laid out in silicon along with the rest of the circuit.
The silicon based embedded photodetector not only eliminates the need to deal with the FPA fabrication, flipchip bonding, and backside polishing of the FPA, but it also allowed us to test and characterize the design at room temperature, demonstrate region of interest enhancement within visible spectrum and at environment-illumination level with the use of only a single lens. Fig. 6 shows the photo-response of the embedded n+/nwell/p-sub photodiode at four different levels of illumination. The first illumination level which is labeled by ND0 is room illumination. We have selected ND0 notation to indicate during the characterization, a natural density (ND) filter installed in front of the detector. The other three curves are acquired by installing ND2, ND4, and ND8 filters which results in dividing the optical intensity to half, a quarter and an eighth. Based on the data provided by the foundry, the n+/n-well/p-sub photodetector can work at least up to 15 volts, however we have limited the applied bias voltage to 10 volts to have the same operating voltage limits as the DWELL detector.
As could be seen in the picture, the photo-response depends on not only the illumination level, but also the applied bias. Although the responsivity of the n+/n-well/p-sub photodetector doesn't change linearly with the bias voltage or the illumination level and even the dependency to the light intensity is different than the variation with the applied bias voltage, however it is enough for the sake of demonstration and also to validate the readout integrated circuit. Additionally, as we will discuss later, we have used only two levels of bias voltage which is 0 V and 5 V, and we demonstrated region of interest enhancement.
In terms of test-points, we have included one additional row and two additional columns to the 96 × 96 FPA which results in a 98 × 97 FPA. The unitcells in the additional row/columns are blind with covered detector for the sake of debugging.
C. Row/Column Selector and Level Translators
To meet the large swing voltage needed to bias the DWELL photodetectors, TSMC 0.35 μm High-voltage technology is used for the implementation of the readout circuit. This technology has a support for both low voltage devices with a power supply of 3.3 V and high-voltage devices with a power supply of 15 V. To utilize the complete swing range supported by this technology, the unitcell was implemented based on highvoltage devices.
The row/column selection circuits are two shift registers that are implemented by chaining low voltage D-flip-flops (DFF). Using low voltage devices for the DFFs helps with saving space. A level translator [23] shifts the level of signals to the high voltage that is required for the high-voltage devices at the unitcell. Fig. 7(a) shows a transistor-level block diagram of the levelshifter. All the NMOS and PMOS transistors have been sized in a way that can drive all the unitcells in a row/column with the minimum amount of oscillation. Fig. 7(b) shows the videoswitch circuit that is part of the column select circuit. While the pull-up transistor maintains the right bias level at each column, the transmission gate samples the video signal from the column and guides it to the video amplifier circuit at the output of the chip. The column pull-up and current mirror networks of the chip are designed to be biased to 20 μA. To optimize performance, the DC operating point of the pull-up transistors is adjusted externally. Fig. 7(c) shows an extra block that we added to the column select level shifters to deal with the overlapping of the two neighbor columns. Additionally, this function can be employed to test the output buffer.
D. Output Buffer
The output video amplifier consists of a single-stage opamp [24] that has been employed as a buffer. It receives the signal of each column through the switches of the column's multiplexer. The output video buffer uses the high-voltage VDD (±7.5 V) and draws 13-μA current for its bias.
E. FPGA-Based Test and Characterization System
In order to test the IBTP-ROIC, several analog and digital signals are necessary. A MicroBlaze Development Kit Spartan-3S1600E from Xilinx was chosen to generate the needed timing signals. There are a number of benefits with using this method, which includes its lower cost and stand-alone features. The high clock rate of 50 MHz allows having precise timing signals with sufficient resolution for the clock dividers. The embedded 16 Mbits SPI Serial Flash memory supports storing the bias values to be applied to different pixels. On-board SPI-based 12 bits digital to analog converter (DAC) eliminates the need to have external circuitry to generate analog biases needed for different pixels. A block diagram of the test setup is shown in Fig. 8 .
The designed FPGA-based controlling system is a functional and versatile tool for signal generation and FPA testing and characterization which presents unique features that facilitate the operation, offer flexibility on connection and measurement Fig. 9 . Picture of the experimental setup, including the image grabber output, the oscilloscope, and the twisted wires for the connection and the potentiometers to set the operating point of the system. of all signals, and improve the visual analysis of waveforms. The main features include:
• The online, autonomous, individual adjustments of signal parameters via software.
• Phase and size-adjustable pulse generation for testing of specific blocks with multiple digital and analog inputs.
• Synchronized ramp-signal generation for analog response and clock feedthrough analysis.
• Repetitive pulse train for access to a specific pixel of the matrix for characterization and testing of related analog circuitries.
• Differentiated frame-sync, line-sync, pixel clock, and clamp signals for synchronization of an external framegrabber.
• Generation of a 2D image pattern for individual-biased pixels that is defined on VHDL code. • Generation of a biased region of interest based on vertical, horizontal, and square shapes, with adjustable size and position at pixel-size resolution.
In the current test system, based on a binary pattern that is sitting at the memory of the FPGA, one of the two possible bias voltages is selected to load to different pixels across and around the readout circuit. The one bit per bias voltage comes from the constraint over the functionality which we could implement in Spartan-3E FPGA. The wide variety of different controlling and monitoring options we have embedded in the firmware has left us with limited area for the biasing matrices. Therefore, in the current implementation we are offering only a binary spatiotemporal modulation of the bias voltage. The chip is wire-bonded to a 68-pin open-cavity leadless chip carrier (LCC) package that is mounted in zero insertionforce (ZIF) sockets. A specific test board has been designed to host the ZIF socket. In order to achieve quick testing results, all the connections are made with twisted wires, also resulting in a reduction of the noise while working at high speeds. Fig. 9 shows a picture of the experimental setup. The imager which is located at the center of the picture, works at room temperature and a lens that was taken from a webcam is the only optical component we used in the experiments.
A commercial level-shifter (CD4504B from TI) has been used to enable communication between the low voltage input/outputs of the FPGA and the high voltages part of the ROIC. All the outputs of the chip are buffered with a commercial highinput impedance opamp (TL082) to prevent loading of the chip. Using the TL082, the internal circuit has to drive a load of 1 TΩ instead of the normal 10-MΩ load, which is the highest input impedance that our state-of-the-art oscilloscope could provide. This method helped us to experience enhanced probing at the individual signal level.
A VHDL based operating system has been developed to drive 26 digital signals for the test circuit. The OS uses 856 internal signals. It also supports 87 adjustable parameters that are used to test the system. Due the concurrent nature of VHDL language that is loaded to the FPGA, the written software resembles hardware blocks, and provides detailed timing to the chip.
All the control inputs are properly denounced to reject any EMI and static discharge effects. Some of the inputs are multiplexed to respond to the needs of having extra features/functionalities. The pixel clock, which determines the frame rate is generated by dividing the system clock by a parameter that can be properly adjusted by the control signals. At each point, the LCD shows the current value of the selected parameter. The default values for the parameters are usually the most optimized values to give the best picture from the system.
Having the limited number of IO pins at the FPGA board, to increase the flexibility on controlling of the parameters and having extra power on analysis, we have used a number of multiplexers to selectively connect each signal to the primary output of the FPGA. In this way we could connect any signal to the output circuit or probe it by oscilloscope without compromising the signal integrity.
III. EXPERIMENTAL RESULTS
A prototype chip has been designed and fabricated in a double-poly four-metal layer, standard 0.35 μm mixed-signal 3.3 V/15 V TSMC High-Voltage CMOS process. Fig. 10 shows a microphotograph of the die. The layout of the unitcell, with an area of 40 μm × 40 μm, including the "L" shape nwellbased photodiode can be found in the extended view. Table II summarizes the specifications of the 96 × 96 pixel array. Since the bias for detector array is generated outside the chip, bias generation circuitry is not considered in the reported power in Table II. A stand-alone unitcell has been laid out as a test cell in the design and the result of testing of the separate unitcell is shown in Fig. 11 which demonstrates the biasing, integration and sample and hold states. Based on the linearity of the preamplifier, the measured controllable range over the detectorbias voltage (at the input of the unitcell) is from 0.04 V to 10.4 V that can be translated as ±5 V referenced to 5.04 V on detector common node. The corresponding measured swing range at the output of the stand-alone unitcell is from 5.0 V to 12.8 V (related to VSS). Fig. 12 presents four sample images that have been generated by the IBTP-ROIC. The frame-rate, pixel clock, and integration time for this images was 4 FPS, 250 kHz, and 73.74 ms, respectively. In the images, two set of bias voltages are applied to different areas of the image, namely 5 V and 0 V. The voltage of 5 V is selected for the whole body of the image and the 0 V is applied only to a small rectangle. The rectangle with different bias voltage which is located at the bottom of the picture in Fig. 12(a) and (b) is moved to the top of the picture in Fig. 12(c) and (d) . While in Fig. 12(a) and (b)-due to saturation-the texture on the top of the truck are not clear, in Fig. 12(c) and (d) setting different bias voltage for the area of over the truck resulted enhanced quality of the image on those areas. The region of interest can be adjusted programmatically in real-time using the firmware sitting in the FPGA memory. The original image for the truck is shown in Fig. 9 , however two different papers are installed over the truck one with number "10" and the other with number "17" printed on it. Fig. 13 shows a ladder image with some number printed at different levels of grayscale on it. All the ladder pictures are taken using IPBT ROIC but the rectangle with different bias voltage is moved over different area of the picture resulting in enhancing some features that were not clear in the original image.
IV. CONCLUSION
A new large voltage swing, high-voltage, dual polarity, individual-pixel bias tunable ROIC was successfully designed, fabricated, tested and reported in this manuscript. The test chip contains a 96 × 96 array of unitcells and the controlling logic circuits for readout functionality. The chip has been fabricated on the TSMC's 0.35-μm HV CMOS process technology. The layout of the unitcell was designed to meet the 30-μm pitch requirement for the DWELL-FPA. A flexible test and characterization system with online, autonomous individual adjustments of parameters were developed, which helped with not only fine tuning of different readout parameters but is a flexible tool that can be used in upcoming similar projects.
The designed chip and the implemented test circuit shows successful results that offer spectral-temporal tunability for every region of interest across the 96 × 96 array of pixels.
The successful design of the proposed IBTP-ROIC lays a solid foundation for future applications of infrared FPAs such as the infrared retina, classification cameras, and remote sensing imagers.
